

BIAS CIRCUIT

Patent number: JP61248604 (A)
Publication date: 1986-11-05
Inventor(s): SASAKI HIROYUKI; IZAWA KAORU +
Applicant(s): ROHM CO LTD +
Classification:
 - international: **H03F1/30; H03F1/30;** (IPC1-7): H03F1/30
 - european:
Application number: JP19850090327 19850426
Priority number(s): JP19850090327 19850426


Also published as:

JP5062842 (B)
 JP1847938 (C)

Abstract of JP 61248604 (A)

PURPOSE: To quicken the leading of a bias voltage output by adding a precharge circuit charging rapidly a capacitor at the impression of a voltage so as to improve the rejection ratio of a ripple component and a noise from a power supply.

CONSTITUTION: The precharge circuit 20 charging rapidly a capacitor 8 is added to a bias circuit where the capacitor 8 is added to a connection point between voltage dividing resistors 2, 4 dividing a specific voltage VCC at the impression of the voltage VCC. A potential at a point C rises momentarily at the application of power, for example, and since the potential at a point B is lower than the potential at the point C because the capacitor 8 is not charged up on the other hand, and an output of a comparator 28 goes to an L level.; A transistor 30 is conducted by the output and a precharge current flows from the power voltage VCC to the capacitor 8 through a resistor 32. Thus, the capacitance of the capacitor and the resistance of the voltage dividing resistors are increased and the rejection ratio of the noise and ripple components from the power supply is improved.



Data supplied from the **espacenet** database — Worldwide